Abstract-Through-silicon-via (TSV) enables vertical connectivity between stacked chips or interposer and is a key technology for 3-D integrated circuits (ICs). While arrays of TSVs are needed in 3-D IC, there only exists a frequency-dependent resistance, inductance, conductance and capacitance circuit model for a pair of TSVs with coupling between them. In this paper, we develop a simple yet accurate circuit model for a multiport TSV network (e.g., coupled TSV array) by decomposing the network into a number of TSV pairs and then applying circuit models for each of them. We call the new model a pair-based model for the multiport TSV network. It is first verified against a commercial electromagnetic solver for up to 20 GHz and subsequently employed for a variety of examples for signal and power integrity analysis.
this method is slow and memory intensive. Consequently, it is not suitable for large-scale analysis and design optimization. The partial element equivalent circuit (PEEC) model [4] , [5] has been widely used in inductance and capacitance extraction tools for planar on-chip traces. In a typical PEEC model, the reference has to be defined at infinity for partial inductance and capacitance [5] , [6] . However, when applying the PEEC model to TSV networks, the complex 3-D metal-insulatorsemiconductor (MIS) structure of TSV and the lossy silicon substrate make it difficult to find the partial inductance and partial capacitance efficiently.
Instead, an extensive amount of work has been done to model a single signal-ground pair of TSVs analytically [7] [8] [9] [10] [11] [12] . As in [11] and [12] , compact resistance, inductance, conductance and capacitance (RLGC) models for a single pair of TSVs are proposed for a wide frequency range, with consideration of the MOS depletion region effect, the alternatingcurrent conduction and eddy currents in silicon, and the skin effect in TSV metal. Though these two-port TSV pair models are already verified against electrostatic measurements and electromagnetic (EM) simulations, they are no longer valid for any pairs of the TSV in the array structure, as the other surrounding TSVs can affect the distributions of electromagnetic fields. To model multi-port TSV networks, [13] and [14] proposed empirical parasitic models for various TSV array structures by dimensional analysis and curve fitting through EM simulations. These multi-TSV models, however, are only available for a limited number of multi-TSV arrangements and, again, cannot be applied to general multi-port TSV networks.
In this paper, we introduce a comprehensive yet accurate modeling methodology to expand TSV pair models for general multi-port TSV networks based on the proposed pair-based equivalent circuit model. An example of a multi-port TSV network is shown in Fig. 1 . In our proposed method, we extend the PEEC method with impedance and admittance between TSV pairs and provide a frequency-dependent SPICEcompatible RLGC equivalent circuit for a multi-port TSV network. Design studies to evaluate crosstalk and power integrity of TSV arrays are also discussed based on our proposed multi-TSV modeling techniques.
II. Preliminary on TSV Modeling
The characteristics of TSV are dependent on its geometrical parameters such as TSV radius (r via ), height (H), oxide layer 0278-0070/$31.00 c 2012 IEEE thickness (t ox ), center-to-center distance or pitch (d), and electrical parameters such as metal conductivity (σ metal ), oxide permittivity ( ox ), and the silicon substrate permittivity ( Si ) and conductivity (σ Si ).
The conventional PEEC method, first proposed in [4] and [5] , could be applied to extract the inductance and the capacitance between each conductor cylinder in TSV networks. The partial inverse capacitance matrices (P s ) and the inductance matrices (L) are defined as
where A i , A j are the total surface areas and S i , S j are the surfaces for conductor i and j. i , j , a i , and a j are the volumes and cross section areas of conductors i and j, respectively. f i and f j are the current distribution functions over a i and a j . G φ (r, r ) and G A (r, r ) are dyadic Green's functions for electric and magnetic potentials in MIS environments. However, the derivations of dyadic Green's function in inhomogeneous medias are generally difficult problems and are often solved in spectrum domain [15] . The calculations of those Green's functions are time consuming as the numerical integration of the Sommerfeld integrals has to be performed [16] . Instead, an extensive amount of work has been done to model a single signal-ground pair of TSV analytically. In [7] , [9] , and [10] , a parametric and frequency-dependent equivalent circuit model is developed by employing EM simulations. In [8] , an MIS structure signal-ground TSV equivalent circuit model is proposed based on TSV physics and closed-form equations. In [11] , an equivalent circuit model that considers the width of MIS depletion region for a single TSV pair is proposed. With various models available for a TSV pair, 1-D frequency-dependent RLGC parameters can always be extracted from a two-port network, considering one TSV as the signal and the other as a reference as shown in Fig. 2 . These parameters are actually loop impedance and admittance. For example, in [11] , the parallel admittance and series impedance for a single TSV pair can be expressed as where ω is the radial frequency, and
where w dep is the silicon depletion width
where δ metal = √ 2/ωμσ metal is the damping parameter for metal and J 0 and J 1 are the 0th order and 1st order Bessel functions of the first type 
In [12] , the outer series impedance R sub and L outer are further improved from a 2-D per-unit-length model to a first-order approximated 3-D model when the TSV height is comparable to the TSV pitch, where
The TSV pair model proposed in [11] and [12] is used in the rest of the paper to model each TSV pair in the multiport TSV network. However, as long as these impedance and admittance between a single TSV pair can be extracted through other modeling techniques, simulation, or even measurement, they can directly be applied in our techniques for modeling multi-port TSV networks. Fig. 3 . Charge distribution and the inductance comparison of a 3-TSV network show the proximity effect can be neglected when TSV pitch is larger than 6× TSV radius. The equivalent inductance is calculated at 20 GHz based on our methodology and the TSV pair model in [12] . The results are compared to Ansoft Q3D [17] with various TSV radius and pitch/radius ratios.
III. Multi-Port TSV Network Modeling

A. Framework Overview
In this section, we propose a detailed procedure to reconstruct S × S RLGC matrices for N TSVs with S signals and (N − S) ground TSVs. First, the potential matrix can be expressed as the inverse of the capacitance matrix [5] and, for a TSV pair with two individual conductors
where C 11 and C 12 are the partial self and mutual capacitances defined when the reference is set to be at infinity. For simplicity, we assume all the TSVs in the network are identical. The pair-based capacitance C p is defined as the capacitance between two TSVs, with one TSV as the signal and the other one as the reference, and can be expressed as
In a multi-TSV network, as long as the charges uniformly distribute along the surface of the TSV conductor, 1 the self terms P s ii , P s jj and mutual terms P s ij of two TSVs are solely determined by the media and the geometry of TSV i and j themselves [5] . Thus, the partial potential matrix for a general N-TSV network can be expressed as
where C p ij is the pair-based capacitance of a TSV pair between TSV i and j, which can be obtained using (4), and P s 11 is the inverse of partial self capacitance for a single TSV. We again 1 The charges in TSV are uniformly distributed as long as the center-to-center distance between TSVs is more than 6× TSV radius such that the proximity effect can be neglected. A 3-TSV network example includes one signal TSV and two ground TSV, as shown in Fig. 3 . When the TSV pitch is larger than 6X TSV radius, the inductance error is saturated and the proximity effect can be neglected. When the TSV pitch is less than 6X TSV radius, the inductance error rises up dramatically due to the nonuniform current distribution on each TSV. assume all the TSVs in the network are identical. To obtain the inverse of the conductance matrix, G −1 , for a general N-TSV network, the procedure is the same as the P s matrix.
A similar procedure can also be applied to construct the inductance matrix L and resistance matrix R of an N-TSV network. Taking inductance as an example, the inductance matrix L for two TSV conductors can be expressed as (15) where L 11 is the partial self-inductance of a single TSV and L p is the loop inductance of a TSV pair. Fundamentally, in a multi-conductor system, the self inductance of one conductor is solely decided by the conductor itself, while the mutual inductance of two conductors is solely decided by the two conductors [4] , [6] . The full partial inductance matrix for a general N-TSV network can be expressed as
where L p ij is the loop inductance between TSV i and j. Again, for simplicity, we assume all the self terms are the same and the loop inductance L p ij can be obtained for each TSV pair using (3).
For typical TSV geometry, C p ij and L p ij can be calculated easily, for example, by using (4) and (3). However, it is difficult to analytically calculate P s 11 (or 1/C 11 ) and L 11 for a long cylinder with inhomogeneous media. Note the reference for the full potential matrix P s and the return path for the full inductance matrix L are set to be at infinity. In reality, however, ground TSVs are designed to be the return path and reference of the high-speed signals. In Section III-B, it can be proven that the reduced potential matrix P s r and the reduced inductance matrix L r are independent of the values of P s 11 and L 11 if at least one of the TSVs is set as the reference of the network. Thus, we could simply choose both P s 11 and L 11 as 0 to simplify our procedure. Physically, this means that the relative potential difference between any two TSVs is independent to the selection of the reference point.
To get the reduced inductance matrix L r and the reduced potential matrix P s r for an N-TSV network with (N − S) reference TSVs, we need to connect those reference TSVs in parallel and set them as the current return path for the S signal TSVs. Take a 3-TSV network with the full inductance matrix L as an example. Since V = jωL·I, then
(17) Assume TSV 1 is the only signal TSV and both TSV 2 and TSV 3 are reference TSVs. After connecting them in parallel and setting V 2 = V 3 , the reduced inductance matrix
with (19) or equivalently
We now set these parallel-connected reference TSVs as the current return path, which means
and the resulting reduced impedance matrix L r satisfies
where
or equivalently
This procedure can be generalized to find the reduced impedance matrix Z r and the reduced admittance matrix Y r Algorithm 1 Pair-based equivalent circuit method for N-TSV network modeling. 
and
Note that S < N so that at least one of the TSVs is a reference. A is an (S + 1) × N matrix and B is an S × (S + 1) matrix. Here, we assume that the first S TSVs in the full Z and Y matrix are signal TSVs and the remaining (N − S) TSVs are reference TSVs. If not, it can be rearranged to this form by multiplying Z and Y with permutation matrices. A summary of our proposed modeling methodology can be found in Algorithm 1. The TSV loop impedance and pair-based admittance Z p and Y p can be obtained through (3) and (4) or by other TSV pair models as well.
B. Pair-Based Equivalent Circuit Model
In a typical PEEC model, partial inductance and capacitance of a open loop are defined as the integration of the fields to infinity. Computational methods with filament approximation were widely developed [4] [5] [6] based on the concepts of those partial elements. In some situations, however, when integralequation based PEEC methods cannot obtain partial elements easily while the loop or pair-based elements among filaments are available through other methods, a numerical scheme as Algorithm 1 can be used to obtain circuit models for these complex structures. The reference needs to be set on at least one or more filaments in the network when applying Algorithm 1. The following derivations demonstrate that the resulting equivalent circuit model for the network is only related to the impedance and admittance between each pair of filaments. The information for the partial self-inductance and self-capacitance with reference at infinity has no effect on the resulting equivalent circuit model. Note in the modeling of a multi-port TSV network, we can simply take each TSV as one filament as long as the proximity effect can be neglected, as shown in Fig. 3 .
Without loss of generality, we use impedance matrix Z as an example. For a general N-TSV system, the impedance matrix Z can be expressed as Z = G + H where
where Z p ij is the pair-based impedance between each TSV pair (i, j) and Z ii is the partial self-impedance for TSV i. All the TSVs in the network are identical. Note that G is symmetric and H is of rank 1. We would like to show that the choice of Z ii actually has no impact on the reduced impedance matrix Z r as long as we set at least one of the TSVs as the reference. To start with, from (26), we have
where A and B can be found in (28).
Since G is symmetric and H is of rank 1, by applying a Lemma in [18] 
where g = tr(HG −1 ). H 1 is still of rank 1 since rank(XY ) ≤ min(rank(X), rank(Y )) for arbitrary matrices X and Y . The lemma in [18] can be applied again and we get
where g 1 = tr(H 1 G −1
) and K = B(AG
such that
is not related to H, and so Z r is not related to the choice of Z ii . The detailed proof can be found in the Appendix.
C. Model Validation via Simulation
From the previous section, it has been shown that by applying our proposed methodology for general multi-port TSV networks, the resulting RLGC models in the reduced impedance (Z r ) and admittance (Y r ) matrices are only related to the equivalent circuit model of each TSV pair within the network. As long as the pair model for each TSV pair is accurate, the resulting multi-port TSV network model is also accurate without the knowledge of partial self elements. To even further verify our method for a multi-port TSV network, a 2 × 2 TSV array with two signal TSVs and two ground TSVs is first simulated for its differential insertion loss (S21 magnitude) and differential return loss (S11 magnitude) and compared to a commercial EM simulator (Ansoft Q3D [17] ), as shown in Fig. 4 . The TSV diameter is 25 μm and pitch is 150 μm. The height of the TSV is 150 μm and the silicon dioxide thickness is 0.5 μm. The resistivity of silicon substrate is 10 ·cm. From Fig. 4 , it can be shown that our model correlates well with the commercial EM simulator up to 20 GHz for this 2 × 2 TSV differential network.
Another 4 × 4 TSV array case with 12 signal TSVs in peripheral and 4 ground TSVs in center, as shown in Fig. 5 , is also modeled using our proposed methodology. The reduced impedance and admittance matrices are compared to a commercial EM simulator (Ansoft Q3D [17] ) with its extracted RLGC values, as shown in Fig. 6 . The TSV diameter is 10 μm and silicon dioxide thickness is 0.5 μm. The height of the TSV is 150 μm and the pitch for this TSV array is 40 μm. The resistivity of silicon substrate is 10 ·cm. In Fig. 6 , the self-terms (TSV A ) and the mutual terms (between TSV A and TSV 1 ) of all the RLGC elements are compared between our method and the extracted results. It can be shown that again our modeling method correlates well with the commercial EM simulator for both self and mutual RLGC values up to 20 GHz.
Note that since in the experiment our methodology is based on an analytical model between each TSV pair without any meshing or other computational electromagnetic procedures, our method could achieve orders of magnitude improvement in terms of efficiency while providing similar accuracy compared to commercial EM simulation tools.
IV. Multi-Port TSV Network Characteristics in
Signal and Power Integrity
A. Crosstalk Analysis for Chip-to-Chip TSV Networks in Silicon Interposer
Crosstalk in TSV networks is a critical issue in 3-D integration and may have significant impacts on timing margins and signal integrity, especially for high density TSV arrays on a lossy silicon substrate. Although the TSV arrays can be modeled as a multi-conductor transmission line, the crosstalk among the TSV arrays behaves differently than the crosstalk of transmission lines with homogeneous media.
We first review the near-end crosstalk (NEXT) and far-end crosstalk (FEXT) for electrically short transmission lines by (36) and (37) assume that the transmission lines are weakly coupled and lossless and the crosstalk can be separated to inductive and capacitive couplings. TSV structures can usually be considered electrically small and weakly coupled transmission lines below 20 GHz. Thus, the near-end and far-end crosstalks in terms of the Sparameters between TSV i and j can be written as
where Z m and Y m are the mutual impedance and admittance between TSV i and j in the reduced impedance and admittance matrices. Fig. 5 shows a 4 × 4 TSV array structure, including 12 peripheral high-speed signal IOs and 4 center ground TSVs. Crosstalk between the aggressor (TSV labeled as A in Fig. 5 ) and other TSVs is evaluated using our proposed model. The aggressor has 50 terminations at both source and load and all the other TSVs also have 50 terminations. Because the TSV array needs to be aligned with package microbumps in this 2.5-D silicon interposer integration, as shown in Fig. 5 , the pitch size for each adjacent TSV pair in this array structure has to be identical. Both near-end crosstalk (NEXT) and farend crosstalk (FEXT) between aggressors TSV A and TSV 1 with different pitch sizes are illustrated in Fig. 7(a) , while the crosstalks between TSV A and TSV 1 , TSV 2 , TSV 3 , and TSV 4 for a fixed pitch size of 40 μm are shown in Fig. 7(b) . First, compared to the crosstalk in ordinary transmission lines with homogeneous media, the frequency responses of total crosstalk transfer functions do not maintain 20 dB/decade. This is mainly due to the transitions of slow mode to TEM mode of semi-conductive media [19] , which results in a frequencydependent mutual capacitance. At low frequencies of the slow-mode region, as shown in Fig. 8 , capacitive coupling dominates while inductive coupling dominates at the TEMmode region.
Interestingly, from Fig. 7(a) , it can be observed that the crosstalk cannot be significantly reduced by increasing the pitch size, especially at the high-frequency range. This is because although capacitive coupling decreases as pitch size increases, the mutual inductance between TSV A and TSV 1 actually increases, as shown in Table I . When increasing the pitch size, not only signal TSVs are further away from each other, ground TSVs are also further away from signal TSVs, which leads to more magnetic couplings between TSV A and TSV 1 . Decreasing TSV pitch hurts NEXT with more capacitive coupling but, on the other hand, benefits FEXT at high frequency where inductive coupling dominates, as shown in Fig. 7(a) . From Fig. 7(b) , for a fixed pitch size, crosstalk from both inductive and capacitive coupling affects the nearest victim most. This is similar to the crosstalk in ordinary transmission lines. Fig. 9 shows the time-domain simulations of the crosstalk between TSV A and TSV 1 with different pitch sizes. The signal has a 1 V voltage swing and the rise time is 30 ps, which corresponds to the knee frequency of 16.7 GHz. The TSVs are terminated at both ends by a 50 resistance. From Fig. 9 , for NEXT, the peak-to-peak values of the crosstalk only change slightly with different pitch sizes, as when pitch size increases, inductive coupling increases but capacitive coupling decreases. For FEXT, a deep (inductive coupling) occurs first followed by a pump (capacitive coupling). The deep increases with the pitch size while the pump decreases with the pitch size. Increasing TSV pitch size cannot reduce the crosstalk since inductive coupling is dominant at 16.7 GHz and the peak-topeak crosstalk voltage actually increases when pitch size is increased. On the other hand, from Fig. 9 , it can be shown that adding extra ground TSVs between two signal TSVs is a very effective way to reduce the crosstalk.
B. Impedance Analysis for Power/Ground TSV Array in 3-D Power Distributed Network (PDN)
In order to reduce simultaneous switching noise in a 3-D integration PDN design, the impedance properties of the power/ground (P/G) TSV array must be estimated and analyzed [14] . Fig. 10 shows a system-level PDN with three different P/G TSV array arrangements connecting one of the active die and package. TSV diameter is 10 μm and the pitch is 100 μm. The height of the TSV is 150 μm. The current required by the fast switching chip is delivered from the voltage regulation module, through the PCB, package, and TSV P/G networks. Fig. 11(a) shows the impedance comparison between different array arrangements for a P/G TSV array. In the distributed P/G TSV array, for any particular TSV, all other adjacent TSVs have currents in a reverse direction, which results in reduced mutual inductance and thus smaller impedance at high frequency. The impedance at high frequency for the grouped P/G TSV array is higher than the other two cases because its longer distance between power and ground TSVs results in higher loop inductance. Similar behavior can be found if we increase the pitch in a distributed P/G TSV array, as shown in Fig. 11(b) . As pitch increases, the loop inductance increases and so does the high-frequency impedance. For frequencies less than 10 MHz, the impedance is dominated by the resistance of the P/G TSV and is not affected by the array arrangement or the pitch. By increasing the TSV diameter, the resistance of the P/G TSV is decreased and so is the low frequency TSV array impedance, as shown in Fig. 11(c) . By connecting our P/G TSV array model with the extracted package and PCB PDN models, a system-level impedance analysis for 3-D PDN can be performed between different P/G TSV array arrangements and the result is shown in Fig. 12 . From the figure, the PDN impedance is still generally dominated by the large off-chip inductance and onchip capacitance at frequencies below 10 MHz. However, with the grouped P/G TSV array, the PDN peak impedance gets shifted and the impedance between 20 MHZ and 100 MHz increases significantly due to larger inductance introduced by the grouped P/G TSV array.
V. Conclusion
In this paper, we introduced a general pair-based model for multi-port TSV networks. Frequency-dependent RLGC equivalent circuits for multi-port TSV networks can be extracted and composed based on pair-based impedance and admittance from the TSV pair models. The results of our proposed multi-port TSV network modeling were validated against commercial electromagnetic simulations up to 20 GHz. Design guidelines for TSV arrays based on crosstalk analysis and power integrity analysis were also investigated using the proposed modeling technique. The proposed pair-based equivalent circuit model can be generalized and applied to other applications as well.
Appendix
For any nonsingular N × N matrix X and rank-one N × N matrix H, it can be shown that
where K = B(AXA ) −1 AX. A is an (S + 1) × N matrix and B is an S × (S + 1) matrix, which can be found in (28).
To apply to our case, we can simply define H and G by using (30) and let X = G −1 since G is symmetric. Proof: Equation (40) 
and KHK equals zero for any N × N rank-one matrix H, which proves (40).
